

B/IFW

AMENDMENT TRANSMITTAL

PATENT

Application No.: 10/800,078
Filing Date: March 12, 2004
First Named Inventor: James M. Cleeves et al.
Examiner's Name: Ngo, Ngan V.
Art Unit: 2814
Attorney Docket No.: 3558P020D2

- ☐ An Amendment After Final Action (37 CFR 1.116) is attached and applicant(s) request expedited action.
- ☒ Charge any fee not covered by any check submitted to Deposit Account No. 02-2666.
- ☒ Applicant(s) hereby request and authorize the U.S. Patent and Trademark Office to (1) treat any concurrent or future reply that requires a petition for extension of time as incorporating a petition for extension of time for the appropriate length of time and (2) charge all required fees, including extension of time fees and fees under 37 CFR 1.16 and 1.17, for any concurrent or future reply to Deposit Account No. 02-2666.
- ☐ Applicant(s) claim small entity status (37 CFR 1.27).

ATTACHMENTS

- ☐ Preliminary Amendment
- ☒ Response with respect to Notice of Allowance
- ☐ Amendment/Response After Final Action (37 CFR 1.116) (reminder: consider filing a Notice of Appeal)
- ☐ Notice of Appeal
- ☐ RCE (Request for Continued Examination)
- ☐ Supplemental Declaration
- ☐ Terminal Disclaimer (reminder: if executed by an attorney, the attorney must be properly of record)
- ☐ Information Disclosure Statement (IDS)
- ☐ Copies of IDS citations
- ☐ Petition for Extension of Time
- ☐ Fee Transmittal Document (that includes a fee calculation based on the type and number of claims)
- ☐ Cross-Reference to Related Application(s)
- ☐ Certified Copy of Priority Document
- ☐ Other: _____
- ☐ Other: _____
- ☐ Check(s)
- ☒ Postcard (Return Receipt)

SUBMITTED BY:

BLAKELY SOKOLOFF TAYLOR & ZAFMAN LLP

TYPED OR PRINTED NAME: Michael A. Bernadicou

SIGNATURE: [Signature]

REG. NO.: 35,934

DATE: _____

ADDRESS: 12400 Wilshire Boulevard, Seventh Floor

Los Angeles, California 90025

TELEPHONE NO.: (408) 720-8300

CERTIFICATE OF MAILING BY FIRST CLASS MAIL (if applicable)

I hereby certify that this correspondence is being deposited with the United States Postal Service as first class mail with sufficient postage in an envelope addressed to the Commissioner for Patents, P.O. Box 1450, Alexandria Virginia 22313-1450 on August 31, 2005

Date of Deposit


Teresa Mattox

Teresa Mattox
Signature

Name of Person Mailing Correspondence

August 31, 2005
Date

Express Mail Label No. (if applicable): _____



Attorney's Docket No.: 3558P020D2

Patent

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

In Re Application of:)
)
James M. Cleaves et al.)
)
U.S. Serial No: 10/800,078)
)
Filed: March 12, 2004)
)
For: INTEGRATED CIRCUIT)
FEATURE LAYOUT FOR IMPROVED)
CHEMICAL MECHANICAL POLISHING)

Examiner: Ngo, Ngan V.

Art Unit: 2814

I hereby certify that this correspondence is being deposited with the United States Postal Service as first class mail with sufficient postage in an envelope addressed to the Commissioner for Patents, PO Box 1450, Alexandria, Virginia 22313-1450

on August 31, 2005
Date of Deposit
TERESA MATTOX
Name of Person Mailing Correspondence
Teresa Mattox 8/31/05
Signature Date

Commissioner for Patents
P.O. Box 1450
Alexandria, VA 22313-1450

RULE 312 AMENDMENT AND COMMENTS ON STATEMENT OF
REASONS FOR ALLOWANCE

Dear Sir:

In response to the Notice of Allowance mailed June 15, 2005, Applicant respectfully requests the Examiner to enter the following Rule 312 amendment and to consider the comments on The Statement for Reasons for Allowance.

The Examiner has indicated that the claims in the above referenced case are allowable because the prior art of record does not teach a level of an integrated circuit comprising "a core area having an exact 25 μm^2 area and a peripheral area having an exact 25 μm^2 area". It is Applicants position and understanding that

claims 4-10 do not require that the core area have an exact 25 μm^2 area and that the peripheral area have an exact 25 μm^2 area.

It is Applicants understanding and position that claims 4-5 claim an integrated circuit which has a core area and a peripheral area, and wherein a 25 μm^2 area of the core area has a substantially or similar feature density of an adjacent 25 μm^2 area of the peripheral area.

Additionally, it is Applicants position and understanding that claims 6-10 claim an integrated circuit which has a first 25 μm^2 area and an adjacent second 25 μm^2 area wherein the second 25 μm^2 area has a plurality of dummy features which makes the feature density in the second 25 μm^2 area substantially similar to the active feature density in the first 25 μm^2 area.